Afiveparameter mismatch model continuos from weak to strong inversion ispresented. The model is an extension of apreviously reported one valid in the strong inversion region [I]. A mismatch characterization of NMOS and PMOS transistors for 30 different geometries has been done with this continuos model. The model is able to predict current mismatch with a mean relative error of 13.5% in the weak inversion region and 5% in strong inversion. This is verified for 12 different curves, sweeping V G . vDS and vS.
Introduction
Characterization of transistor mismatch is crucial for precision analog design. Using very reduced transistor geometries produces large deviations in the transistor electrical parameters. This may render the analog circuit useless due to unexpected large variations of the circuit specifications. On the contrary, if too conservative transistor geometries are used, the consequence is a waste of area, that also produces an increase in circuit capacitances. This may degrade the speed specifications and increase the circuit power consumption. Thus, a precise mismatch characterization as a function of transistor area is .necessary for optimizing area-speed-power consumption in analog design. Some works on statistical characterization have been previously published in literature [I]- [3] . These works do statistical characterization in the ohmic and/or saturation for the strong inversion region of operation. However, as low-power and low-voltage are becoming increasingly important specifications in analog design, the analog design is moving towards the moderate and weak inversion regions of the transistor operation. Recently, a mismatch model valid for all regions of operation has been published [4] . However, relative errors in the weak inversion region of the order of 100% are reported. In the present work, we report a continuous S-parameter mismatch model valid for all regions of operation. The model predicts the current mismatch with a mean relative error of ~13.5% in weak inversion and 5% in the strong inversion region. The maximum prediction error of our model is less than 50% for all the operation regions, for 12 different curves. NMOS and PMOS transistors of 30 different geometries have been characterized. The model is an extension of a previously reported 5-parameters mismatch model [I] to the weak inversion region.
. . The current mismatch can be predicted using the mismatch parameters, through the theoretical equation, Fig. 2 shows a comparison, for the 30 geometries of NMOS transistors, between the measured cufrent mismatch (circles) and the current standard deviation computed using the extracted mismatch parameters and equation (6) (solid lines). Fig. 2(a) corresponds to the random current standard deviations measured and computed for V , = O . S V , vDS = 0.1 v while sweeping the gate voltage v G . Fig. 2(a) depicts 6 suhfigures, one for each transistor witdh. Each subfigure plots 5 curves, each one corresponding to a different transistor length. In Fig. 3 , we show the error hetween measured and predicted values (in %) for all 12 curves for NMOS transistors. In each subfigure, the errors are superimposed for all sizes. The mean relative error is 8% in the weak inversion region and 4% in strong inversion. Fig. 4 shows the errors (in %) between predicted and measured current mismatch. In each subfigure, the errors obtained for the 30 PMOS transistor geometries are superimposed. The mean relative error, in this case, is 13.5% in the weak inversion region and 5% in strong inversion. The maximum prediction error of the current mismatch is less than 40% in the weak inversion region and below 20% in the strong inversion region. The current mismatch in Fig. 2, Fig. 3 and Fig. 4 is computed using the five standard deviations 
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